MEMORY смоз 2 M × 8 BIT FAST PAGE MODE DYNAMIC RAM

MB8117800B-50/-60

CMOS 2,097,152 × 8 Bit Fast Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB8117800B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB8117800B features a "fast page" mode of operation whereby high-speed random access of up to $1,024 \times 8$ bits of data within the same row can be selected. The MB8117800B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117800B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8117800B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117800B are not critical and all inputs are TTL compatible.


PRODUCT LINE & FEATURES

	Parameter	MB8117800B-50	MB8117800B-60	
RAS Access Time		50 ns max.	60 ns max.	
Random Cycle Tir	ne	90 ns min.	110 ns min.	
Address Access Time		25 ns max.	30 ns max.	
CAS Access Time		13 ns max.	15 ns max.	
Fast Page Mode C	Cycle Time	35 ns min.	40 ns min.	
Low Power Operating Current		715 mW max. 605 mW max.		
Dissipation	Standby Current	11 mW max. (TTL level)/5	.5 mW max. (CMOS level)	

- 2,097,152 words \times 8 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 2048 refresh cycles every 32.8 ms

- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


PACKAGE



Package and Ordering Information

- 28-pin plastic (400 mil) SOJ,order as MB8117800B-xxPJ

- 28-pin plastic (400 mil) TSOP-II with normal bend leads,order as MB8117800B-xxPFTN



■ PIN ASSIGNMENTS AND DESCRIPTIONS

		28-Pin SO (TOP VIEW <lcc-28p-m< th=""><th>/)</th><th></th></lcc-28p-m<>	/)	
Vcc 🗖	1 (ר ר	28	Vss
DQ₁ E	2	- A	27	DQ8
DQ2	3	1 Pin Index	26	DQ7
DQ₃ [4		25	DQ ₆
DQ4	5		24	∎ DQ₅
WE	6		23	CAS
RAS	7		22	OE
N.C. 🗖	8		21	A9
A10	9		20	A8
A ₀	10		19	A 7
A1	11		18	A6
A2	12		17	A5
A3 🗖	13		16	A4
Vcc 🗖	14		15	V ss

Designator	Function
Ao to A10	Address inputs row : A ₀ to A ₁₀ column : A ₀ to A ₉ refresh : A ₀ to A ₁₀
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
OE	Output enable
DQ1 to DQ8	Data Input/Output
Vcc	+5.0 volt power supply
Vss	Circuit ground

28-Pin TSOP (II) (TOP VIEW) <Normal Bend: LCC-28P-M14>

Vcc	1 (2	28	V ss
DQ₁ E	2	The second se	27	DQ8
DQ2	3	1 Pin Index	26	DQ7
DQ₃ [4		25	DQ6
DQ4	5		24	∎ DQ₅
WE	6		23	CAS
RAS	7		22	OE
N.C. E	8		21	A9
A10 C	9		20	A8
A ₀	10		19	A7
A1	11		18	A6
A2	12		17	A5
A3 🛙	13		16	A 4
Vcc 🗖	14		15	Vss
	-)			•
Γ.	\mathcal{I}			

Operation Mode		Clock	Input		Address Input		Input	Data	Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Х		—	_	High-Z	—	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	Х	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	Х	Х	_	High-Z	Yes	tcsĸ ≥ tcsĸ (min)
Hidden Refresh Cycle	H→L	L	H→X	L	Х	Х		Valid	Yes	Previous data is kept.

■ FUNCTIONAL TRUTH TABLE

X : "H" or "L"

* : It is impossible in Fast Page Mode.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-one input bits are required to decode any eight of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A₀ to A₁₀) are available, the row and column inputs are separately strobed by RAS and CAS as shown in Figure 1. First, eleven row address bits are input on pins A₀-through-A₁₀ and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after trade (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways–an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁ to DQ₈) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUTS

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.
- tcac : from the falling edge of \overline{CAS} when trcd is greater than trcd (max).
- tAA : from column address input when tRAD is greater than tRAD (max).
- toEA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of $1,024 \times 8$ bits can be accessed and, when multiple MB8117800Bs are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +7	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	—	-50 to +50	mA
Operating Temperature	Торе	0 to 70	۵°
Storage Temperature	Tstg	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
Supply Voltage	*1	Vcc	4.5	5.0	5.5	V		
Supply voltage	- 1	Vss	0	0	0	V	0°C to +70°C	
Input High Voltage, All Inputs	*1	Vін	2.4	—	6.5	V	0 0 10 +70 0	
Input Low Voltage, All Inputs/Outputs*	*1	VIL	-0.3	—	0.8	V		

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A10	CIN1	—	5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2		5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ		7	pF

■ DC CHARACTERISTICS

(At recommended	operat	ing conditions u	inless ot	herwise noted.)	Note	e 3		
Parameter	Notes		Symbol	Conditions	Values			Unit
Falameter	NOLES		Symbol	Conditions	Min.	Тур.	Max.	Unit
Output High Voltage	Itage Vон Iон = -5.0 mA		Iон = -5.0 mA	2.4 —		—	V	
Output Low Voltage			Vol	lo∟ = 4.2 mA		_	0.4	v
Input Leakage Curre	ent (Any	Input)	lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{under test} = 0 \ V \end{array}$	-10		10	μA
Output Leakage Cur	rent		IO(L)	$\begin{array}{l} 0 \ V \leq V_{\text{OUT}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ Data \ out \ disabled \end{array}$	-10		10	1
Operating Current		MB8117800B-50		RAS & CAS cycling;			130	mA
(Average Power Supply Current)	*2	MB8117800B-60	ICC1	t _{RC} = min			110	111/A
Standby Current	*2	TTL level	l	$\overline{RAS} = \overline{CAS} = V_{H}$			2.0	
(Power Supply Current)	Z	CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$			1.0	mA
Refresh Current #1	*2	MB8117800B-50		CAS = V⊮, RAS cycling;			130	
(Average Power Supply Current)	Z	MB8117800B-60	Іссз	trc = min	_		110	mA
Fast Page Mode	*0	MB8117800B-50		RAS = V⊾, CAS cycling;			100	
Current *2 MB8117800B-60		Icc4	t _{RC} = min			90	mA	
Refresh Current #2	*2	MB8117800B-50		RAS cycling;			130	
(Average Power Supply Current)		MB8117800B-60	Icc5	CAS-before-RAS; trc = min			110	mA

■ AC CHARACTERISTICS

At r	ecommended operating conditions u	iniess oth		-	Notes 3, 4, 5		
No.	Parameter Notes	Symbol	MB8117	7800B-50	MB8117	/800B-60	Unit
NO.	i arameter Notes	Symbol	Min.	Max.	Min.	Max.	Onit
1	Time between Refresh	tref	—	32.8	_	32.8	ms
2	Random Read/Write Cycle Time	trc	90	_	110	_	ns
3	Read-Modify-Write Cycle Time	trwc	126	_	150	_	ns
4	Access Time from RAS *6,9	t rac	_	50	_	60	ns
5	Access Time from CAS *7,9	t cac	—	13	—	15	ns
6	Column Address Access Time *8,9	t AA		25	_	30	ns
7	Output Hold Time	tон	3	—	3		ns
8	Output Buffer Turn On Delay Time	ton	0	—	0		ns
9	Output Buffer Turn Off Delay *10	toff		13	_	15	ns
10	Transition Time	t⊤	3	50	3	50	ns
11	RAS Precharge Time	t RP	30	_	40	_	ns
12	RAS Pulse Width	tras	50	100000	60	100000	ns
13	RAS Hold Time	trsн	13	_	15		ns
14	CAS to RAS Precharge Time	t CRP	5	—	5	_	ns
15	RAS to CAS Delay Time *11,12	trcd	17	37	20	45	ns
16	CAS Pulse Width	t CAS	13	_	15		ns
17	CAS Hold Time	tсsн	50	_	60	_	ns
18	CAS Precharge Time (Normal) *19	t CPN	7	—	10		ns
19	Row Address Setup Time	t asr	0	—	0		ns
20	Row Address Hold Time	t rah	7	—	10		ns
21	Column Address Setup Time	tasc	0	—	0		ns
22	Column Address Hold Time	t сан	7	—	10		ns
23	Column Address Hold Time from RAS	t ar	24	—	30		ns
24	RAS to Column Address Delay *13 Time	t rad	12	25	15	30	ns
25	Column Address to RAS Lead Time	t RAL	25	_	30	—	ns
26	Column Address to CAS Lead Time	t CAL	25	_	30	—	ns
27	Read Command and Setup Time	trcs	0	_	0	_	ns
28	Read Command Hold Time *14 Referenced to RAS	t rrh	0	_	0	_	ns
29	Read Command Hold Time *14 Referenced to CAS	t RCH	0	_	0	_	ns
30	Write Command Setup Time *15	twcs	0	—	0		ns
31	Write Command Hold Time	twcн	7	_	10	_	ns
32	Write Command Hold Time from RAS	twcr	24	_	30	_	ns


(Continued)


(Continued)

	Devenator Notes	Cumbal	MB8117	7800B-50	MB8117	7800B-60	11:4
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	– Unit
33	WE Pulse Width	twp	7		10	—	ns
34	Write Command to RAS Lead Time	t RWL	13	_	15	_	ns
35	Write Command to CAS Lead Time	tcwL	13	_	15	—	ns
36	DIN Setup Time	tos	0	—	0	—	ns
37	DIN Hold Time	tон	7	—	10	_	ns
38	Data Hold Time from RAS	t DHR	24	—	30	_	ns
39	RAS to WE Delay Time *20	t rwd	68	—	80	—	ns
40	CAS to WE Delay Time *20	tcwp	31	—	35	—	ns
41	Column Address to WE Delay *20	tawd	43	_	50	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	5	_	5		ns
43	CAS Setup Time for CAS-before- RAS Refresh	t csr	0	_	0	_	ns
44	CAS Hold Time for CAS-before- RAS Refresh	t CHR	10	_	10	_	ns
45	Access Time from OE *9	t OEA		13	—	15	ns
46	Output Buffer Turn Off Delay *10	toez	_	13	_	15	ns
47	OE to RAS Lead Time for Valid Data	t oel	5	_	5	—	ns
48	OE Hold Time Referenced to *16	tоен	5	_	5	_	ns
49	OE to Data In Delay Time	toed	13	_	15	—	ns
50	CAS to Data In Delay Time	tcdd	13	—	15	_	ns
51	DIN to CAS Delay Time *17	tozc	0	—	0	_	ns
52	DIN to OE Delay Time *17	t dzo	0	—	0	—	ns
60	Fast Page Mode RAS Pulse Width	t RASP		100000	—	100000	ns
61	Fast Page Mode Read/Write Cycle Time	t _{PC}	35	—	40	_	ns
62	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	71	_	80	_	ns
63	Access Time from CAS *9,18 Precharge	t CPA	_	30	_	35	ns
64	Fast Page Mode CAS Precharge Time	t CP	7	—	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	30	_	35	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time *20	t CPWD	48	_	55	_	ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IL}$ and $V_{IL} > -0.3$ V.
- *3. An initial pause (RAS=CAS=VIH) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_{T} = 5$ ns.
- *5. VH (min) and VL (max) are reference levels for measuring timing of input signals. Also transition times are measured between VH (min) and VL (max).
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to two TTL loads and 100 pF.
- *10. toff and toez is specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. trcd (min) = trah (min)+ 2 tr + tasc (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs≥twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwb, trwb,tawb,and tcPwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state thoughout the entire cycle. If tcwb > tcwb (min), trwb > trwb (min), and tawb > tawb (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin , and write operation can be executed by satisfying trwb, tcwb, and trabeled transfer to the two operation can be executed by satisfying trwb, tcwb, and trabeled transfer to the transfer to transfer to transfer to






To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, \overline{OE} (tora) or column addresses (t_A) under the following conditions:


If trcd > trcd (max), access time = tcac.


If tRAD > tRAD (max), access time = tAA.


If OE is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.

However, if either \overline{CAS} or \overline{OE} goes High, the output returns to a high-impedance state after toH is satisfied.













The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcPa, or toEA, which ever one is the latest in occurring.








During the fast page mode of operation, the read-modify-write cycle can be executed by switching WE from High to Low after input data appears at the DQ pins during a normal cycle.





DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh. DQ pin is kept in a high-impedance state.







held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₁₀ are defined by the on-chip refresh counter. Column Address: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.

The \overline{CAS} -before- \overline{RAS} Counter Test procedure is as follows :

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2048 row addresses at the same column address by using normal write cycles.

4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2048 times with addresses generated by the internal refresh address counter.

- 5) Read and check data written in procedure 4) by using normal read cycle for all 2048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


Devementer	Symbol	MB8117800B-50		MB8117	800B-60	Unit	
Parameter	Symbol	Min.	Max.	Min.	Max.	Onit	
Access Time from CAS	t FCAC	—	45	_	50	ns	
Column Address Hold Time	t fcah	35	—	35	—	ns	
CAS to WE Delay Time	trcwd	63	—	70	—	ns	
CAS Pulse width	tfcas	45	—	50	—	ns	
RAS Hold Time	t FRSH	45	_	50	—	ns	
	Column Address Hold Time CAS to WE Delay Time CAS Pulse width	Access Time from CAS trcac Column Address Hold Time trcaH CAS to WE Delay Time trcwD CAS Pulse width trcas	Access Time from CAS tFCAC — Column Address Hold Time tFCAH 35 CAS to WE Delay Time tFCWD 63 CAS Pulse width tFCAS 45	Access Time from CAS tFCAC — 45 Column Address Hold Time tFCAH 35 — CAS to WE Delay Time tFCAB 63 — CAS Pulse width tFCAS 45 —	Access Time from CAStrcacMin.Max.Min.Access Time from CAStrcac-45-Column Address Hold TimetrcaH35-35CAS to WE Delay TimetrcwD63-70CAS Pulse widthtrcas45-50	Min.Max.Min.Max.Access Time from CAStrcac-45-Column Address Hold TimetrcaH35-35-CAS to WE Delay TimetrcwD63-70-CAS Pulse widthtrcas45-50-	

(At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.


■ PACKAGE DIMENSIONS

(Suffix: -PJ)



To Top / Lineup / Index MB8117800B-50/-60

(Continued) (Suffix: -PFTN)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.